

(12) EUROPEAN PATENT APPLICATION

(43) Date of publication:
25.08.2004 Bulletin 2004/35

(51) Int Cl.7: H03M 1/06, H03M 3/02

(21) Application number: 03425094.4

(22) Date of filing: 18.02.2003

(84) Designated Contracting States:
AT BE BG CH CY CZ DE DK EE ES FI FR GB GR
HU IE IT LI LU MC NL PT SE SI SK TR
Designated Extension States:
AL LT LV MK RO

• Panigada, Andrea
27100 Pavia (PV) (IT)
• Serina, Nadia
20052 Monza (MI) (IT)

(71) Applicant: STMicroelectronics S.r.l.
20041 Agrate Brianza (Milano) (IT)

(74) Representative: Pezzoli, Ennio et al
c/o Maccailli & Pezzoli S.r.l.,
Via Settembrini, 40
20124 Milano (IT)

(72) Inventors:
• Cesura, Giovanni
26100 Cremona (CR) (IT)

(54) An analog-to-digital converter with correction of offset errors

(57) An analog-to-digital converter (200) is proposed. The converter includes at least one stage (105) for converting an analog input signal into a digital output signal using a parallel quantizer (115) comparing the analog input signal with a plurality of threshold values in parallel; the converter of the invention further includes,

for at least one selected stage (105), means (210,220) for estimating an analog correction signal indicative of the mean value of a quantization error of the selected stage, and means (440i) for at least partially compensating an offset error of the parallel quantizer (105) in the selected stage according to the analog correction signal.




FIG.2

Description

[0001] The present invention relates to an Analog-To-Digital converter.

[0002] Analog-To-Digital (ADC) converters are commonly used in several applications (for example, in the telecommunication field), whenever an analog input signal is to be converted into a corresponding digital output signal. The basic component of every converter is a quantizer. The quantizer compares an analog signal with one or more predefined threshold values; the combination of the results of the comparisons uniquely identifies the digital representation of the analog signal. In order to achieve a high resolution of the whole converter, quantizers of the parallel type are commonly used; in this case, the analog signal is compared with multiple threshold values at the same time.

[0003] However, the inherent imprecision of the technological processes used to implement the converter brings about an error in each threshold value of the quantizer. The error has a common component (equal to the mean value of the errors in all the threshold values) and a differential component (equal to the error in each threshold value minus the common component). The differential error causes a harmonic distortion in the resulting digital signal, which distortion jeopardizes the linearity of the whole converter; instead, the differential component introduces an offset in the digital signal.

[0004] Many solutions are known in the art for reducing the effects of the differential errors in the digital signal. Conversely, the offset errors have been (wrongly) deemed not particularly deleterious for the performance of the converter; therefore, the effects of the offset errors have not been investigated thoroughly.

[0005] Particularly, some converters (such as the converters of the sigma-delta type) implement a feedback loop that compensates the offset errors to a certain extent (without adversely affecting the accuracy of the converter). However, different remarks apply to converters having a multistage architecture. In this case, the converter includes a sequence of cascade-connected stages providing successive approximations of the digital output signal. For this purpose, each stage performs a low-resolution conversion; a residue of the corresponding analog signal, representing a quantization error of the conversion, is then amplified by an inter-stage gain and passed to a next stage in the sequence (so as to ensure that each stage operates with a similar input signal range).

[0006] As a consequence, the offset error in the quantizer of each stage (with the exception of the last one) affects the dynamic range of the analog signal that is input to the next stages; this change in the dynamic range can cause an overflow in the respective quantizers. The problem is particular acute in the first stages of the converter (since the corresponding offset error is amplified by all the next stages).

[0007] The only solution known in the art for solving

the above-mentioned problem is to scale down the analog signal that is input to the next stages of the converter; this result is achieved reducing the corresponding inter-stage gain, and then the dynamic range of the analog signal. However, the proposed solution strongly reduces the actual resolution that can be achieved by the converter.

[0008] This drawback is particular acute in applications working with wide-band signals and requiring high resolutions (for example, in modern mobile telecommunication techniques such as the UMTS). In this case, a commonplace solution is that of using a sigma-delta, or delta-sigma, ($\Sigma\Delta$) architecture.

[0009] In a sigma-delta converter, the analog input signal is oversampled at a rate far higher than the one of the Nyquist theorem (i.e., twice the bandwidth of the signal); the oversampling spreads the quantization error power over a large band, so that its density in the band of the analog input signal is reduced; typical values of an OverSampling Rate (OSR) are from 32 to 64. The sigma-delta converter reacts to the changes in the analog input signal, thereby performing a delta modulation (from which the name "delta"). A corresponding analog delta signal is applied to one or more filters (through a feed-back loop). Each filter integrates the analog delta signal (from which the name "sigma"), and contours the quantization error so that its spectrum is not uniform; this process (known as noise shaping) pushes the quantization error power out of the band of the analog input signal. The resulting analog signal is quantized by means of a very low resolution ADC (typically, at 1 bit). The digital signal so generated is filtered, in order to suppress the out-of-band quantization error; at the same time, a decimator downsamples the digital signal extracting higher resolution at a lower rate. This architecture provides good performance at very low cost.

[0010] The number of filters in the sigma-delta converter defines the degree of noise-shaping (referred to as the order of the sigma-delta converter). Sigma-delta converters with a single-loop structure are typically designed with an order of one or two because of instability problems. Whenever a higher order is required, a multistage architecture implementing two or more loops is commonly used. A multistage architecture including at least one sigma-delta converter, also known as MASH (MultistAge noise SHaping), is inherently stable; moreover, a MASH converter provides performance comparable to the one of a single-loop converter having an order equal to the sum of the orders of the different stages of the MASH converter.

[0011] Additional problems arise with wide-band signals. In this case, the sampling frequency of the analog input signal is limited by the technological restraints, so that the oversampling rate must be relatively low (for example, 4-8). Moreover, the use of sigma-delta converters of high order is substantially useless, since the noise-shaping is unable to push the quantization error out of the (wide) band of interest. Therefore, the resolu-

tion of the quantizer included in every stage of the sigma-delta converter is the last parameter on which it is possible to act, in order to achieve the desired performance (thereby introducing the offset errors described above).

[0012] It is an object of the present invention to overcome the above-mentioned drawbacks. In order to achieve this object, a converter as set out in the first claim is proposed.

[0013] Briefly, the present invention provides an analog-to-digital converter including at least one stage for converting an analog input signal into a digital output signal using a parallel quantizer comparing the analog input signal with a plurality of threshold values in parallel, wherein the converter further includes, for at least one selected stage, means for estimating an analog correction signal indicative of the mean value of a quantization error of the selected stage, and means for at least partially compensating an offset error of the parallel quantizer in the selected stage according to the analog correction signal.

[0014] Moreover, a corresponding analog-to-digital conversion method is also encompassed.

[0015] Further features and the advantages of the solution according to the present invention will be made clear by the following description of a preferred embodiment thereof, given purely by way of a non-restrictive indication, with reference to the attached figures, in which:

Figure 1 is a schematic block diagram of a converter known in the art;

Figure 2 shows a preferred embodiment of the converter according to the present invention;

Figure 3 depicts the functional blocks of a logic module of the converter; and

Figure 4 is a circuit scheme implementing a compensation of the offset error.

[0016] With reference in particular to Figure 1, an Analog-To-Digital (ADC) converter 100 is shown. The converter 100 receives a (continuous) wide-band analog input signal, denoted with $X(z)$ in the z-transform domain; the analog input signal $X(z)$ is oversampled at a relatively low OSR, such as 4 or 8. The analog input signal $X(z)$ is converted into a corresponding digital output signal $U(z)$, which consists of discrete samples taken at evenly spaced intervals.

[0017] The converter 100 has a multistage architecture, with a plurality of cascade-connected stages. In the example shown in the figure, the converter 100 includes a first stage 105 consisting of a sigma-delta converter of the second order; the sigma-delta stage 105 is followed by a stage 110 of the pipeline type. The above-described structure defines a MASH architecture. A MASH converter is commonly designated adding, for each stage, a number denoting the order of the stage (the number is set to 0 for a stage that is not of the sigma-

delta type); therefore, the converter 100 at issue will be denoted with MASH₂₀.

[0018] In detail, the sigma-delta stage 105 converts the analog input signal $X(z)$ into a corresponding digital (local) output signal $Y_2(z)$ at 4 bits. For this purpose, the sigma-delta stage 105 exploits a flash ADC 115 with even resolution (i.e., discriminating $2^4=16$ levels of its analog input signal). The digital output signal $Y_2(z)$ represents the analog input signal $X(z)$ with the addition of a residue $E_2(z)$ introduced by the quantization error of the flash ADC 115 (in the following, the analog signals and the corresponding digital signals will be denoted with the same symbols for the sake of simplicity). Moreover, the digital output signal $Y_2(z)$ includes an offset of introduced by the flash ADC 115.

[0019] The digital output signal $Y_2(z)$ is applied to a Digital-To-Analog (DAC) converter 120. The DAC 120 re-converts the digital output signal $Y_2(z)$ into a corresponding analog signal. An adder 125a subtracts the analog output signal $Y_2(z)$ from the analog input signal $X(z)$. The resulting analog delta signal is provided to a filter 130a. The filter 130a integrates the analog delta signal and shapes the quantization error according to a transfer function $H_a(z)$ of the filter 130a. A further adder 125b subtracts the analog output signal $Y_2(z)$ from the analog signal provided by the filter 130a. The resulting analog delta signal is applied to a further filter 130b, which performs an additional noise shaping process based on its transfer function $H_b(z)$. Therefore, the filter 130b provides an analog signal $V_2(z)$ that is shaped according to the transfer functions $H_a(z)$ and $H_b(z)$; this analog shaped signal $V_2(z)$ is then supplied to the flash ADC 115, which delivers the digital output signal $Y_2(z)$.

[0020] The sigma-delta stage 105 further includes an adder 140, which subtracts the analog shaped signal $V_2(z)$ from the analog output signal $Y_2(z)=V_2(z)+E_2(z)+ofs$. The resulting analog signal $E_2(z)+ofs$ is applied to an amplifier 145 having an analog inter-stage gain $G=2^B$. The analog signal generated by the amplifier 145 is then passed to the pipeline stage 110; in this way, the pipeline stage 110 operates with a similar input signal range (being the dynamic of the analog residue $E_2(z)$ equal to $X(z)/2^B$).

[0021] The pipeline stage 110 includes multiple cascade-connected sub-stages 147; each sub-stage 147 performs a low-resolution conversion (by means of a corresponding flash ADC) and provides an analog signal, indicative of a quantization error of the conversion, to the next sub-stage 147. A shifter 148 combines the results of the conversions performed by the different sub-stages 147 into a digital output signal $Y_0(z)$. For example, the pipeline stage 110 includes 6 sub-stages 147 each one having a flash ADC at 1,5 bit (i.e., discriminating 3 levels of the corresponding analog input signal), so as to achieve a total resolution of the digital output signal $Y_0(z)$ equal to $1,5 \cdot 6 = 9$ bits. A digital filter ($H_d(z)$) 150 removes the effects of the shaping in the analog residue $E_2(z)$ from the digital output signal $Y_0(z)$.

[0022] The pipeline stage 110 (together with the digital filter 150) directly generates the 9 least significant bits (LSB) of the digital output signal $U(z)$. The sigma-delta stage 105 provides the 7 more significant bits (MSB) of the digital output signal $U(z)$; therefore, a shifter 155 multiplies the output digital signal $Y_2(z)$, from the flash ADC 115, by a digital weight equal to 2^9 . An adder 160 sums the digital signal from the filter 150 and the digital signal from the shifter 155, in order to combine them into the overall digital output signal $U(z)$.

[0023] The digital output signal $U(z)$ is then downsampled by a decimator circuit (not shown in the figure). In this way, the decimator generates the desired number of bits (for example, 7) of the digital output signal $U(z)$ and restores its correct sample rate. At the same time, the decimator filters the digital output signal $U(z)$ in the band of interest so as to suppress the out-of-band quantization error.

[0024] Considering now Figure 2, a converter 200 according to a preferred embodiment of the present invention is shown (the elements corresponding to the ones shown in Figure 1 are denoted with the same references, and their explanation is omitted for the sake of simplicity).

[0025] The invention is based on the intuition that an estimation of the offset error of each flash ADC can be extracted from an analysis of the corresponding quantization error. In fact, the theoretical quantization error should have a mean value equal to zero and a substantially uniform distribution (between $+\text{LSB}/2$ and $-\text{LSB}/2$, wherein LSB is the quantization step of the flash ADC). The offset error is a constant value that is introduced in the same position as the quantization error, and then modifies its mean value. Therefore, in the proposed algorithm the actual mean value of the quantization error is estimated; the offset error of the flash ADC is then compensated accordingly.

[0026] For this purpose, the digital signal $Y_0(z)$ output by the pipeline stage 110 is supplied to a logic module (EST) 210. As described in detail in the following, the logic module 210 calculates a digital correction signal crt (for example, at 5 bits) that approximates the analog offset of the flash ADC 115. A servo-DAC 220 converts the digital correction signal crt into a corresponding analog signal. The analog correction signal crt is then used to introduce an opposed offset into the flash ADC 115, so as to compensate the effects of its offset error (at least partially).

[0027] Particularly, the maximum offset error that can be compensated is determined by the absolute value of the weights that the servo-DAC 220 assigns to the bits of the digital correction signal crt. These weights are selected according to the characteristics of the flash ADC 115. Empirical considerations suggest to set the dynamic range of the analog correction signal crt to a value proportional to the dynamic range of the analog residue $E_2(z)$.

[0028] In detail, if V_{fs} is the full-scale value of the flash

ADC 115, the maximum dynamic range of the analog shaped signal $V_2(z)$ is from $-V_{fs}$ to $+V_{fs}$; therefore, the quantization step of the flash ADC 115 (at 16 levels) will be $\text{LSB}=2V_{fs}/16$. The dynamic range of the analog residue $E_2(z)$ is from $-\text{LSB}/2$ to $+\text{LSB}/2$, that is from $-V_{fs}/16$ to $+V_{fs}/16$. For example, let us assume that we desire to compensate a maximum offset error equal to the dynamic range of the quantization error. In the flash ADC 115 at issue (wherein the analog correction signal crt has a resolution of 5 bits, that is from -15 to $+15$), the weight of the least significant bit of the servo-DAC 220 should be $V_{fs}/(16 \cdot 15)$.

[0029] However, the concepts of the present invention are also applicable when the converter includes another number of stages, when each stage is of a different type, or when the digital signals output by the stages are combined in another way. Similar considerations apply if the converter, the stages and the corresponding flash ADCs have different resolutions, if the flash ADC is replaced with an equivalent parallel quantizer, if the weight of the bits of the servo-DAC is different, and the like. Alternatively, the correction of the offset error is applied to a different number of stages of the converter (even to all of them, with the exception of the last stage).

[0030] Moving now to Figure 3, the logic module 210 includes a digital (or sinc) filter 310 receiving the digital output signal $Y_0(z)$ from the pipeline stage. The sinc filter 310 calculates the mean value of a number of samples of the digital output signal $Y_0(z)$, as defined by a decimation parameter (for example, 128). The result of this operation consists of a digital signal that is proportional to a residual error caused by the offset (of the flash ADC in the sigma-delta converter) still to be corrected; the digital residual error has a high resolution equal to the one of the whole pipeline stage (i.e., 9 bits). A quantizer 320 discards the least significant bits of the digital residual error, so as to reduce its resolution to the desired value (5 bits in the example at issue).

[0031] The resulting digital signal is provided to an integrator, which calculates the digital correction signal crt. In detail, a delay block (Z^{-1}) 330 (implemented with a bank of flip-flops) accumulates the digital correction signal crt. An adder 340 sums the digital residual error to the (previous) digital correction signal crt, which is provided by the delay block 330 with a feedback loop. The resulting (current) digital correction signal crt is then latched by the delay block 330. In this way, the digital correction signal crt converges towards the digital representation of the analog offset of (until the digital residual error falls below a threshold value).

[0032] The decimation parameter of the sinc filter 310 defines the precision and the convergence speed of the process. High values of the decimation parameter increase the number of samples taken into consideration at every estimation step, and then also the precision of the sinc filter 310; however, this slows down the convergence speed of the process (since the digital correction signal crt is updated with a lower frequency). Converse-

ly, low values of the decimation parameter increase the convergence speed of the process, but reduce its precision.

[0033] However, the concepts of the present invention are also applicable when the logic module has another structure or includes equivalent components; similar considerations apply if the decimation parameter of the sinc filter has a different value, if the digital signals have another resolution, and the like.

[0034] A circuit scheme of the flash ADC 115 (in the sigma-delta stage) is illustrated in Figure 4; the flash ADC 115 is based on a switched-capacitor architecture, which is modified to implement a compensation of its offset error. The flash ADC 115 receives an input voltage V_{in} , representing the analog signal $V_2(z)$, and outputs 4 bits $b_3b_2b_1b_0$, representing the digital signal $Y_2(z)$. The input voltage V_{in} is simultaneously compared with multiple threshold voltages V_{th} , each one identifying an upper limit of a corresponding level of the input voltage to be discriminated (16 in the example at issue); typically, the threshold voltages V_{th} are generated by means of a resistive ladder (not shown in the figure).

[0035] In order to perform the above-mentioned comparisons, the flash ADC 115 includes an even number of comparators 410 (only one shown in the figure), which comparators operate in parallel. Each comparator 410 is actuated by a latching signal Φ_l . The comparator 410 has a non-inverting input terminal (+), which is connected to a ground terminal through an electronic switch 420i (for example, implemented with a MOS transistor); the switch 420i is controlled by a pre-charging signal Φ_p . Likewise, an inverting input terminal (-) of the comparator 410 is connected to the ground terminal through a switch 420t, which is controlled by the same pre-charging signal Φ_p .

[0036] The non-inverting terminal of the comparator 410 is further connected to a first terminal of a capacitor 430i. A pre-charging voltage V_p (corresponding to the analog correction signal crt) is applied to a second terminal of the capacitor 430i through a switch 440i; alternatively, the second terminal of the capacitor 430i receives the input voltage V_{in} through a further switch 450i. The switch 440i is controlled by the pre-charging signal Φ_p , whereas the switch 450i is controlled by a sampling signal Φ_s . On the other hand, the inverting terminal of the comparator 410 is further connected to a first terminal of a capacitor 430t. A second terminal of the capacitor 430t is connected to the ground terminal through a switch 440t or receives the threshold voltage V_{th} through a switch 450t; the switch 440t is controlled by the pre-charging signal Φ_p , whereas the switch 450t is controlled by the sampling signal Φ_s .

[0037] The signals output by all the comparators 410 are supplied to a decoder 460. The decoder 460 delivers the bits $b_3b_2b_1b_0$, which uniquely identify the level of the input voltage V_{in} (according to the results of the comparisons performed by the comparators 410). A phase generator circuit 470 provides the signals Φ_l , Φ_p , Φ_s con-

trolling operation of the flash ADC 115.

[0038] During every period of a clock signal (which synchronizes the whole convert), the pre-charging signal Φ_p is at first asserted (with all the other signals Φ_s and Φ_l that are deasserted). In this way, the switches 420i, 440i and 420t, 440t are closed (while the switches 450i and 450t are open); as a consequence, the capacitor 430i is pre-charged to the voltage V_p and the capacitor 430t is discharged to ground. The pre-charging signal Φ_p is kept asserted for a time interval (slightly shorter than half a period of the clock signal) ensuring the correct reset of the capacitors 430i, 430t. The pre-charging signal Φ_p is then deasserted (opening the switches 420i, 440i and 420t, 440t), and the sampling signal Φ_s is asserted after a short delay (so that the two signals are disoverlapped). In this way, the switches 450i and 450t are closed; as a consequence, the capacitor 430i is charged to the input voltage V_{in} plus the pre-charging voltage V_p and the capacitor 430t is charged to the threshold voltage V_{th} . The sampling signal Φ_s is then deasserted (opening the switches 450i and 450t), and the latching signal Φ_l is in turn asserted.

[0039] The latching signal Φ_l consists of a short pulse, which actuates the comparison of the voltages at the non-inverting terminal and at the inverting terminal of the comparator 410. Particularly, the non-inverting terminal receives the voltage on the capacitor 430i ($V_{in}+V_p$), whereas the inverting terminal receives the voltage on the capacitor 430t (V_{th}). Therefore, the signal output by each comparator 410 of the flash ADC 115 is asserted only when the input voltage V_{in} (with the addition of the pre-charging voltage V_p) exceeds the corresponding threshold voltage V_{th} . The decoder 460 then generates the bits $b_3b_2b_1b_0$ accordingly.

[0040] The circuit described-above introduces an offset opposed to the one generated by the comparator 410 internally (for example, due to the mismatching of the resistors forming the ladder). In this way, the effects of the offset error in the flash ADC 115 are substantially suppressed (within the limits of the desired precision).

[0041] However, the concepts of the present invention are also applicable when the flash converter includes equivalent components, or when different signals are used to control its operation. Similar considerations apply if the capacitors are pre-charged with another procedure, or if the pre-charging is applied to the capacitors associated with the threshold voltages (instead of the ones associated with the input voltage). Alternatively, the flash converter has another architecture or includes a different number of capacitors (down to a single one for sampling and holding the input voltage).

[0042] More generally, the present invention proposes an analog-to-digital converter. The converter includes one or more stages for converting an analog input signal into a digital output signal; for this purpose, each stage uses a parallel quantizer that compares the analog input signal with a plurality of threshold values in parallel. The converter of the invention further in-

cludes, for one or more selected stages, means for estimating an analog correction signal indicative of the mean value of a quantization error of the selected stage; means are then provided for at least partially compensating an offset error of the parallel quantizer in the selected stage according to the analog correction signal.

[0043] The solution of the invention substantially reduces the effects of the offset errors introduced by the parallel quantizers.

[0044] The algorithm implemented by the proposed structure is self-adaptive, and allows correcting the offset error with the desired precision in a very simple manner.

[0045] This result is achieved in the background, without interfering with operation of the converter.

[0046] The preferred embodiment of the invention described above offers further advantages.

[0047] Particularly, the proposed solution is implemented in a converter with a multistage architecture.

[0048] In this case, the analog residue required to estimate the analog correction signal is already available in the converter (being used to generate the analog input signal for the next stage); therefore, the algorithm of the invention can be implemented with the addition of a few circuit elements. The devised solution avoids reducing the dynamic range of the analog signal that is input to the next stages (as done in the prior art to prevent an overflow in the corresponding quantizers); this results in an increased resolution of the converter. The above-mentioned advantages are clearly perceived in applications working with wide-band signals and requiring high resolutions (for example, when the converter has a MASH architecture); however, different applications of the invention are contemplated (such as in a pipeline converter).

[0049] Preferably, the algorithm of the invention at first calculates a digital correction signal from the digital representation of the analog residue passed to the next stages; the digital correction signal is then converted into a corresponding analog signal.

[0050] The proposed solution operates in the digital domain; therefore, it does not adversely affect the stability of the whole converter.

[0051] However, the use of the proposed algorithm in a converter with a single stage is not excluded (even if it is far less advantageous and requires more dedicated circuit elements). Moreover, the algorithm is also suitable to be implemented in the analog domain; for example, a copy of the analog residue is filtered so as to extract its direct component (representing the offset error).

[0052] A suggested choice for calculating the digital correction signal is to use the whole digital signal resulting from the conversions performed by multiple stages following the selected stage.

[0053] In this way, the mean value of the analog residue can be estimated with a very high accuracy.

[0054] Preferably, each stage following the selected one has a resolution lower than the one of the selected

stage.

[0055] As a consequence, the offset error introduced by these stages is negligible (being virtually zero when their resolution is equal to 1 bit). Therefore, the offset errors of the stages following the selected one do not substantially affect the digital residue, and then the estimation of the analog correction signal.

[0056] As a further improvement, the resolution of the digital correction signal is reduced (before its conversion into the corresponding analog signal).

[0057] This additional feature avoids the need of using a servo-DAC very accurate and expensive. Moreover, it increases the stability of the whole converter. The corresponding loss of resolution does not substantially affect the effectiveness of the algorithm; in fact, the solution of the invention does not require a very high accuracy (being enough to ensure that the analog correction signal avoids the overflow of the next stages).

[0058] Alternatively, the digital correction signal is calculated only from the digital signal output by the stage directly following the selected one (thereby reducing the resolution of the digital correction signal but avoiding the addition of the offset errors of the other next stages); moreover, the solution of the present invention leads itself to be implemented even with a different resolution of the stages following the selected one, or without reducing the resolution of the digital correction signal.

[0059] Advantageously, the analog correction signal has a dynamic range proportional to the one of the corresponding quantization error.

[0060] This choice facilitates the appropriate selection of the maximum offset error that can be compensated.

[0061] A suggested choice for calculating the digital correction signal is to use a sinc filter followed by an integrator.

[0062] The proposed structure ensures the convergence of the algorithm; moreover, the decimation parameter of the sinc filter makes it possible to control either the precision or the convergence speed of the process.

[0063] Without detracting from the general applicability of the invention, the offset error is compensated precharging at least one capacitor (providing one of the input voltages for each comparator in the flash ADC).

[0064] This solution is very simple, but at the same time effective.

[0065] However, the devised algorithm is also suitable to be implemented setting the dynamic range of the analog correction signal in a different manner, calculating the digital correction signal with alternative circuit solutions, or even compensating the offset error in another way or position.

[0066] Naturally, in order to satisfy local and specific requirements, a person skilled in the art may apply to the solution described above many modifications and alterations all of which, however, are included within the scope of protection of the invention as defined by the

following claims.

Claims

1. An analog-to-digital converter (200) including at least one stage (105) for converting an analog input signal into a digital output signal using a parallel quantizer (115) comparing the analog input signal with a plurality of threshold values in parallel,

characterised in that

the converter further includes, for at least one selected stage (105), means (210,220) for estimating an analog correction signal indicative of the mean value of a quantization error of the selected stage, and means (440i) for at least partially compensating an offset error of the parallel quantizer (115) in the selected stage according to the analog correction signal.

2. The converter (200) according to claim 1, wherein the converter includes at least one further stage (110), the stages (105,110) being cascade-connected in a sequence, and wherein each stage different from a last stage in the sequence (110) includes means (120,140) for determining an analog residue indicative of the corresponding quantization error and means (145) for generating the analog input signal for a next stage in the sequence according to the analog residue.

3. The converter (200) according to claim 2, wherein the means for estimating (210,220) includes means (210) for calculating a digital correction signal indicative of the mean value of a digital residue consisting of a digital representation of the analog residue provided by the digital output signal of at least one stage (110) following the selected stage (105) in the sequence, and means (220) for converting the digital correction signal into the analog correction signal.

4. The converter (200) according to claim 3, wherein the at least one stage following the selected stage (105) consists of a plurality of stages (147), the converter further including means (148) for combining the digital output signals of the stages following the selected stage into the digital residue.

5. The converter (200) according to claim 3 or 4, wherein each stage (147) following the selected stage (105) has a resolution lower than the resolution of the selected stage.

6. The converter (200) according to any claim from 3 to 5, further including means (320) for reducing the resolution of the digital correction signal to a predefined value.

7. The converter (200) according to any claim from 3 to 6, wherein the analog correction signal has a dynamic range proportional to the dynamic range of the corresponding quantization error according to a predefined factor.

8. The converter (200) according to any claim from 3 to 7, wherein the means (210) for calculating the digital correction signal includes a digital filter (310) for providing a digital residual error indicative of the mean value of a predefined number of samples of the digital residue and an integrator (330,340) for converging towards the digital correction signal according to the digital residual error.

9. The converter (200) according to any claim from 1 to 8, wherein the quantizer (115) in the selected stage (105) includes a plurality of comparators (410) each one for comparing a first voltage corresponding to the analog input signal with a second voltage corresponding to a respective threshold value, and at least one capacitor (430i) for sampling the first voltage or the second voltage, the means for compensating including means (440i) for charging the at least one capacitor to a voltage corresponding to the analog correction signal.

10. An analog-to-digital conversion method including the steps of:

at least one stage included in an analog-to-digital converter converting an analog input signal into a digital output signal using a parallel quantizer comparing the analog input signal with a plurality of threshold values in parallel,

characterised in that

the method further includes, for at least one selected stage, the steps of:

estimating an analog correction signal indicative of the mean value of a quantization error of the selected stage, and

at least partially compensating an offset error of the parallel quantizer in the selected stage according to the analog correction signal.





FIG.1






FIG.3




FIG.4



European Patent
Office

EUROPEAN SEARCH REPORT

Application Number
EP 03 42 5094

DOCUMENTS CONSIDERED TO BE RELEVANT			
Category	Citation of document with indication, where appropriate, of relevant passages	Relevant to claim	CLASSIFICATION OF THE APPLICATION (Int.Cl.7)
X	US 5 898 395 A (LIDEN GARY ROSS ET AL) 27 April 1999 (1999-04-27)	1,10	H03M1/06 H03M3/02
Y	* column 1, line 15 - column 6, line 33; figures 1,2,5 *	2-6	

X	US 4 251 803 A (DEBORD PIERRE ET AL) 17 February 1981 (1981-02-17)	1,10	
Y	* column 1, line 20 - column 4, line 20; figure 1 *	2-6	

Y	US 2002/041247 A1 (STEENSGAARD-MADSEN JESPER) 11 April 2002 (2002-04-11)	2-6	
A	* the whole document *	1,7-10	

A	EP 0 483 846 A (NIPPON ELECTRIC CO) 6 May 1992 (1992-05-06)	1,10	
	* column 1, line 1 - column 9, line 30; figures 1,6,7 *		

A	PATENT ABSTRACTS OF JAPAN vol. 009, no. 147 (E-323), 21 June 1985 (1985-06-21) & JP 60 029025 A (TOSHIBA KK), 14 February 1985 (1985-02-14) * abstract *	1,10	TECHNICAL FIELDS SEARCHED (Int.Cl.7) H03M

The present search report has been drawn up for all claims			
Place of search MUNICH		Date of completion of the search 10 July 2003	Examiner Henderson, R
CATEGORY OF CITED DOCUMENTS X : particularly relevant if taken alone Y : particularly relevant if combined with another document of the same category A : technological background O : non-written disclosure P : intermediate document		T : theory or principle underlying the invention E : earlier patent document, but published on, or after the filing date D : document cited in the application L : document cited for other reasons ----- & : member of the same patent family, corresponding document	

EPO FORM 1503 03.02 (P04001)

**ANNEX TO THE EUROPEAN SEARCH REPORT
ON EUROPEAN PATENT APPLICATION NO.**

EP 03 42 5094

This annex lists the patent family members relating to the patent documents cited in the above-mentioned European search report.
The members are as contained in the European Patent Office EDP file on
The European Patent Office is in no way liable for these particulars which are merely given for the purpose of information.

10-07-2003

Patent document cited in search report		Publication date	Patent family member(s)	Publication date
US 5898395	A	27-04-1999	NONE	
US 4251803	A	17-02-1981	FR 2396463 A1	26-01-1979
			DE 2823214 A1	04-01-1979
			GB 1599572 A	07-10-1981
			JP 1242974 C	14-12-1984
			JP 54013247 A	31-01-1979
			JP 59019488 B	07-05-1984
			US 4380005 A	12-04-1983
US 2002041247	A1	11-04-2002	WO 0008765 A2	17-02-2000
			WO 0044098 A1	27-07-2000
			US 6271782 B1	07-08-2001
EP 0483846	A	06-05-1992	AU 639839 B2	05-08-1993
			AU 8695991 A	07-05-1992
			CA 2054820 A1	03-05-1992
			DE 69129891 D1	03-09-1998
			DE 69129891 T2	28-01-1999
			EP 0483846 A2	06-05-1992
			JP 2924373 B2	26-07-1999
			JP 5007154 A	14-01-1993
			SG 52469 A1	28-09-1998
			US 5146223 A	08-09-1992
JP 60029025	A	14-02-1985	JP 1886860 C	22-11-1994
			JP 5078213 B	28-10-1993